

05/23/00
JC690 U.S. PTO

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. 219.38022X00

First Inventor or Application Identifier Mark Sean Hefty

Title See 1 in Addendum

Express Mail Label No.

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. ☒ * Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original and a duplicate for fee processing)
2. ☒ Specification [Total Pages 35]
(preferred arrangement set forth below)
 - Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 9]
4. Oath or Declaration [Total Pages 4]
 - a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 16 completed)
 - i. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

* NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

ADDRESS TO:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
 - a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. ☒ Assignment Papers (cover sheet & document(s))
8. ☐ 37 C.F.R. § 3.73(b) Statement (when there is an assignee) ☒ Power of Attorney
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
13. ☐ * Small Entity Statement(s) ☐ Statement filed in prior application (PTO/SB/09-12) ☐ Status still proper and desired
14. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
15. ☐ Other:

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP)

of prior application No: _____

Prior application information. Examiner _____

Group / Art Unit: _____

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

☒ Customer Number or Bar Code Label

020457

(Insert Customer No. or Attach bar code label here)

or ☐ Correspondence address below

Name					
Address					
City	State	Zip Code			
Country	Telephone	Fax			

Name (Print/Type)	David Oren	Registration No. (Attorney/Agent)	38,694
Signature		Date	5/23/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

UNITED STATES PATENT APPLICATION

FOR

**METHOD AND SYSTEM FOR COMMUNICATING BETWEEN MEMORY
REGIONS**

INVENTORS:

MARK S. HEFTY

JERRIE L. COFFMAN

PREPARED BY:

ANTONELLI, TERRY, STOUT & KRAUS, LLP

SUITE 1800

1300 NORTH SEVENTEENTH STREET

ARLINGTON, VA 22209

(703) 312-6600

FAX (703) 312-6666

METHOD AND SYSTEM FOR COMMUNICATING BETWEEN MEMORY REGIONS

FIELD

5 The present invention generally relates to data networks and in particular relates to
a method and system for performing memory to memory transfers between two systems.

BACKGROUND

10 A data network is generally consisted of a network of nodes connected by point-
to-point links. Each physical link may support a number of logical point-to-point
channels. Each channel may be a bi-directional communication path for allowing
commands and message data to flow between two connected nodes within the data
network. Each channel may refer to a single point-to-point connection where message
data may be transferred between two endpoints or systems. Data may be transmitted in
packets including groups called cells from source to destination often through intermediate
nodes.

15 In many data networks, hardware and software may often be used to support
asynchronous data transfers between two memory regions, often on different systems.
Each system may correspond to a multi-processor system including one or more
processors. Each system may serve as a source (initiator) system which initiates a

message data transfer (message send operation) or a target system of a message passing operation (message receive operation). Examples of such a multi-processor system may include host servers providing a variety of applications or services, and I/O units providing storage oriented and network oriented I/O services.

- 5 Next Generation I/O (NGIO) architecture, virtual interface (VI) architecture and Infiniband architecture provide an I/O communication mechanism among different computer systems. Communication allows movement of data between two memory regions, typically on different systems. Because hardware limitations exist with NGIO, VI and Infiniband architectures, a remote direct memory access (RDMA) operation may
- 10 create a request larger than that supported by the underlying hardware and software. More specifically, the RDMA request can transfer data from multiple local memory buffers into a single remote memory region; however, the network hardware or software may impose limitations on the size of a single data transfer. This may slow down the data transfer or result in an incorrect data transfer. For example, many NGIO architectures can
- 15 only support a 4 gigabyte data transfer due to hardware limitations. However, it may be desirable to transfer more than 4 gigabytes of data efficiently.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and a better understanding of the present invention will become apparent from the following detailed description of exemplary embodiments and the claims when read in connection with the accompanying drawings, all forming a part of the disclosure of this invention. While the foregoing and following written and illustrated disclosure focuses on disclosing example embodiments of the invention, it should be clearly understood that the same is by way of illustration and example only and is not limited thereto. The spirit and scope of the present invention being limited only by the terms of the appended claims.

The following represents brief descriptions of the drawings in which like numerals relate to like elements and wherein:

Figure 1 is a diagram illustrating an example data network having several nodes interconnected by corresponding links of a basic switch according to an example embodiment of the present invention;

Figure 2 illustrates another example data network having several nodes interconnected by corresponding links of a multi-stage switched fabric according to an example embodiment of the present invention;

Figure 3 illustrates a block diagram of a host system of a data network according to an example embodiment of the present invention;

Figure 4 illustrates a block diagram of a host system of a data network according to another example embodiment of the present invention;

Figure 5 illustrates an example software driver stack of a host operating system of an example data network according to an example embodiment of the present invention;

Figure 6 shows a RDMA data transfer request structure according to an example embodiment of the present invention;

5 Figure 7 shows RDMA coalescing and dividing and data transfer from the local memory to the remote memory according to an example embodiment of the present invention;

Figure 8 shows RDMA coalescing and dividing according to an example embodiment of the present invention; and

10 Figure 9 shows a RDMA request control overflow overview according to an example embodiment of the present invention.

DETAILED DESCRIPTION

Before beginning a detailed description of the present invention, mention of the following is in order. When appropriate, like reference numerals and characters may be used to designate identical, corresponding or similar components in differing figure drawings. Furthermore, in the detailed description to follow, example sizes/models/values/ranges may be given, although the present invention is not limited to the same. Whereas specific details are set forth in order to describe example embodiments of the invention, it should be apparent to one skilled in the art that the invention can be practiced without these specific details. It should also be apparent that any combination of

15

20

hardware and software instructions can be used to implement the embodiments of the present invention, i.e., the present invention is not limited to any specific combination of hardware and software instructions.

The present invention may relate to NGIO, VI and/or Infiniband architectures that allow movement of data from multiple, local memory locations to a single remote memory region. Other examples of computer networks that may include the present invention are a local area network (LAN), a wide area network (WAN), a campus area network (CAN), a metropolitan area network (MAN), a global area network (GAN) and a system area network (SAN). However, for the sake of simplicity, discussions will concentrate mainly on data movement in a simple data network having example nodes (e.g., computers, servers and I/O units) interconnected by corresponding links and switches, although the scope of the present invention is not limited thereto.

The present invention may provide a method and system by which multiple RDMA requests to a single, remote memory buffer can be merged (or coalesced) together into one operation to thereby provide a better performance system through optimal resource utilization. However, single or coalesced RDMA operations may create a RDMA request larger than the underlying hardware and/or software can support. These requests may be divided into smaller, individual blocks. This facilitates rapid driver development to support RDMA transfer requests larger than that provided by the underlying hardware and/or software. This also ensures that coalesced operations can be as efficient as possible.

Attention now is directed to the drawings and particularly to FIG. 1, in which a simple data network 10 having several interconnected nodes for data communications according to an embodiment of the present invention is illustrated. As shown in FIG. 1, the data network 10 may include, for example, one or more centralized switches 100 and
5 four different nodes A, B, C, and D.

The remainder of this disclosure will discuss a local computer system and a remote computer system. For the sake of example, a local computer system 20 may be provided at node A and a remote computer system 30 may be provided at node D. The terminology local and remote is used hereinafter to describe two systems that are physically separated
10 from each other. The terminology local and remote does not imply any differences between the systems other than they are physically separated from each other.

Each of the local system 20 and the remote system 30 may include one or more input/output units (I/O units) and one or more I/O controllers. Each I/O controller may operate to control one or more I/O devices, such as storage devices (e.g., a hard disk drive
15 or tape drive) locally or remotely via a local area network (LAN) or a wide area network (WAN), for example.

The centralized switch 100 may contain, for example, switch ports 0, 1, 2, and 3 each connected to a corresponding node of the four different nodes A, B, C, and D via a corresponding physical link 110, 112, 114, and 116. Each physical link may support a
20 number of logical point-to-point channels. Each channel may be a bi-directional communication path for allowing commands and data to flow between two connect nodes

(e.g., host systems, switch/switch elements, and I/O units) within the network.

Each channel may refer to a single point-to-point connection where data may be transferred between endpoints (e.g., host systems and I/O units). The centralized switch 100 may also contain routing information using, for example, explicit routing and/or destination address routing for routing data from a source node (data transmitter) to a target node (data receiver) via corresponding link(s), and re-routing information for redundancy.

The specific number and configuration of end stations (e.g., host systems and I/O units), switches and links shown in FIG. 1 are provided simply as an example data network. A wide variety of implementations and arrangements of a number of end stations (e.g., host systems and I/O units), switches and links in all types of data networks may be possible.

According to an example embodiment or implementation, the end stations (e.g., host systems and I/O units) of the example data network shown in FIG. 1 may be compatible with the *"Next Generation Input/Output (NGIO) Specification"* as set forth by the NGIO Forum on March 26, 1999. According to the NGIO Specification, the switch 100 may be an NGIO switched fabric (e.g., collection of links, switches and/or switch elements connecting a number of host systems and I/O units), and the endpoint may be a host system including one or more host channel adapters (HCAs), or a target system such as an I/O unit including one or more target channel adapters (TCAs). Both the host channel adapter (HCA) and the target channel adapter (TCA) may be broadly considered

as fabric adapters provided to interface endpoints to the NGIO switched fabric, and may be implemented in compliance with "*Next Generation I/O Link Architecture Specification: HCA Specification, Revision 1.0*" as set forth by NGIO Forum on July 20, 1999 for enabling the endpoints (nodes) to communicate to each other over an NGIO channel(s).

5 For example, FIG. 2 illustrates an example data network 10' using a NGIO architecture to transfer data from a source node to a destination node according to an embodiment of the present invention. As shown in FIG. 2, the data network 10' includes an NGIO fabric 100' (multi-stage switched fabric comprised of a plurality of switches) for allowing a host system and a remote system to communicate to a large number of other
10 host systems and remote systems over one or more designated channels. A single channel may be sufficient but data transfer speed between adjacent ports can decrease latency and increase bandwidth. Therefore, separate channels for separate control flow and data flow may be desired. For example, one channel may be created for sending request and reply messages. A separate channel or set of channels may be created for moving data between
15 the host system and any one of the target systems. In addition, any number of end stations, switches and links may be used for relaying data in groups of cells between the end stations and switches via corresponding NGIO links.

 For example, node A may represent the host or local system 20 such as a host computer or a host server on which a variety of applications or services are provided.
20 Similarly, node B may represent another network 150, including, but are not limited to, local area network (LAN), wide area network (WAN), Ethernet, ATM and fibre channel

network, that is connected via high speed serial links. Node C may represent an I/O unit 170, including one or more I/O controllers and I/O units connected thereto. Likewise, node D may represent the remote system 30 such as a target computer or a target server on which a variety of applications or services are provided. Alternatively, nodes A, B, C, and D may also represent individual switches of the multi-stage switched fabric 100' which serve as intermediate nodes between the host system 20 and the remote systems 150, 170 and 30.

The multi-state switched fabric 100' may include a central network manager 250 connected to all the switches for managing all network management functions. However, the central network manager 250 may alternatively be incorporated as part of either the host system 20, the second network 150, the I/O unit 170, or the remote system 30 for managing all network management functions. In either situation, the central network manager 250 may be configured for learning network topology, determining the switch table or forwarding database, detecting and managing faults or link failures in the network and performing other network management functions.

A host channel adapter (HCA) 120 may be used to provide an interface between a memory controller (not shown) of the local system 20 and a multi-stage switched fabric 100' via high speed serial NGIO links. Similarly, target channel adapters (TCA) 140 and 160 may be used to provide an interface between the multi-stage switched fabric 100' and an I/O controller of either a second network 150 or an I/O unit 170 via high speed serial NGIO links. Separately, another target channel adapter (TCA) 180 may be used to

provide an interface between a memory controller (not shown) of the remote system 30 and the multi-stage switched fabric 100' via high speed serial NGIO links. Both the host channel adapter (HCA) and the target channel adapter (TCA) may be broadly considered as fabric hardware adapters provided to interface either the local system 20 or any one of the target systems 150, 170 and 30 to the switched fabric, and may be implemented in compliance with "*Next Generation I/O Link Architecture Specification: HCA Specification, Revision 1.0*" as set forth by NGIO Forum on July 20, 1999 for enabling the endpoints (nodes) to communicate to each other over an NGIO channel(s). However, NGIO is merely one example embodiment or implementation of the present invention, and the invention is not limited thereto. Rather, the present invention may be applicable to a wide variety of any number of data networks, hosts and I/O units. The present invention is also applicable to VI and Infiniband architectures.

One example embodiment of a host or local system 20 is shown in FIG. 3.

Referring to FIG. 3, the host or local system 20 may correspond to a multi-processor system, including one or more processors 202A-202N coupled to a host bus 203. Each of the multiple processors 202A-202N may operate on a single item (I/O operation), and all of the multiple processors 202A-202N may operate on multiple items (I/O operations) on a list at the same time. An I/O and memory controller 204 (or chipset) may be connected to the host bus 203. A main memory 206 may be connected to the I/O and memory controller 204. An I/O bridge 208 may operate to bridge or interface between the I/O and memory controller 204 and an I/O bus 205. Several I/O controllers may be attached to

the I/O bus 205, including an I/O controllers 210 and 212. I/O controllers 210 and 212 (including any I/O devices connected thereto) may provide bus-based I/O resources.

One or more host-fabric adapters 120 may also be connected to the I/O bus 205. Alternatively, one or more host-fabric adapters 120 may be connected directly to the I/O and memory controller (or chipset) 204 to avoid the inherent limitations of the I/O bus 205 as shown in FIG. 4. In either embodiment, one or more host-fabric adapters 120 may be provided to interface the local system 20 to the multi-stage switched fabric 100'.

FIGs. 3-4 merely illustrate example embodiments of a local system 20. A wide array of processor configurations of such a local system 20 may be available. A software driver stack for the host-fabric adapter 120 may also be provided to allow the local system 20 to exchange data with one or more remote systems 150, 170 and 30 via the switched fabric 100', while preferably being compatible with many currently available operating systems, such as Windows 2000.

FIG. 5 illustrates an example software driver stack of a host system 20. As shown in FIG. 5, a host operating system (OS) 500 may include a kernel 510, an I/O manager 520, and a plurality of channel drivers 530A-530N for providing an interface to various I/O controllers. Such a host operating system (OS) 500 may be Windows 2000, for example, and the I/O manager 520 may be a Plug-n-Play manager.

In addition, a host-fabric adapter software stack (driver module) may be provided to access the switched fabric 100' and information about fabric configuration, fabric topology and connection information. Such a host-fabric adapter software stack (driver

module) may include a fabric bus driver 540 and a fabric adapter device-specific driver 550 utilized to establish communication with a remote fabric-attached agent (e.g., I/O controller), and perform functions common to most drivers, including, for example, host-fabric adapter initialization and configuration, channel configuration, channel abstraction, resource management, fabric management service and operations, send/receive I/O transaction messages, remote direct memory access (RDMA) transactions (e.g., read and write operations), queue management, memory registration, descriptor management, message flow control, and transient error handling and recovery. Such software driver module may be written using high-level programming languages such as C, C++ and Visual Basic, and may be provided on a computer tangible medium, such as memory devices; magnetic disks (fixed, floppy, and removable); other magnetic media such as magnetic tapes; optical media such as CD-ROM disks, or via Internet downloads, which may be available for a fabric administrator to conveniently plug-in or download into an existing operating system (OS). Such a software driver module may also be bundled with the existing operating system (OS) which may be activated by a particular device driver.

The host-fabric adapter driver module may consist of three functional layers: a HCA services layer (HSL), a HCA abstraction layer (HCAAL), and a HCA device-specific driver (HDSD) in compliance with the *"Next Generation I/O Architecture: Host Channel Adapter Software Specification."* For example, the HCA service layer (HSL) may be inherent to all channel drivers 530A-530N for providing a set of common fabric services in a service library, including connection services, resource services, and HCA services

required by the channel drivers 530A-530N to instantiate and use NGIO channels for performing data transfers over the NGIO channels. The fabric bus driver 540 may correspond to the HCA abstraction layer (HCAAL) for managing all of the device-specific drivers, controlling shared resources common to all HCAs in a host and resources specific to each HCA in the local system 20, distributing event information to the HSL and controlling access to specific device functions. Likewise, the device-specific driver 550 may correspond to the HCA device-specific driver for providing an abstract interface to all of the initialization, configuration and control interfaces of an HCA.

The local system 20 may also communicate with one or more remote systems 150, 170 and 30, including I/O units and I/O controllers (and attached I/O devices) which are directly attached to the switched fabric 100' (i.e., the fabric-attached I/O controllers) using a Virtual Interface (VI) architecture in compliance with the "*Virtual Interface (VI) Architecture Specification, Version 1.0*," as set forth by Compaq Corp., Intel Corp., and Microsoft Corp., on December 16, 1997. NGIO and VI architectures support asynchronous data transfers between two memory regions, typically on different systems over one or more designated channels of a data network. Each system using a VI architecture may contain work queues formed in pairs including a send queue and a receive queue in which requests, in the form of descriptors, are posted to describe data movement operation and location of data to be moved for processing and/or transportation via a NGIO switched fabric. The VI Specification defines VI mechanisms for low-latency, high-bandwidth message-passing between interconnected nodes

connected by multiple logical point-to-point channels. Other architectures such as Infiniband may also be used to implement the present invention.

In such data networks, NGIO, VI and Infiniband hardware and software may be used to support asynchronous data transfers between two memory regions, often on different systems. Each system may serve as a source (initiator) system which initiates a message data transfer (message send operation) or a target system of a message passing operation (message receive operation). Each system may correspond to a multi-processor system including multiple processors each capable of processing an I/O completion on a different shared resource (such as work queues or other memory elements associated with a given hardware adapter). Examples of such a multi-processor system may include host servers providing a variety of applications or services, and I/O units providing storage oriented and network oriented I/O services.

RDMA operations allow data transfers between memory regions on different systems. The RDMA requests are formatted into RDMA elements and invoke an appropriate data transfer service. An RDMA element may define the size of RDMA data buffers and their location in memory. The RDMA elements may also reference multiple local data buffers, but are generally limited to a single remote data buffer.

Figure 6 shows one example embodiment of how data may be transferred between a local system 20 and a remote system 30. For ease of illustration, Fig. 6 does not show the interconnection fabric 100 between the local system 20 and the remote system 30. The local system 20 may include data buffers 22, 24 and 26 that can be of varying sizes or

can be of equal sizes. The data buffers 22, 24 and 26 may be separate or contiguous data buffers. The data buffers 22, 24 and 26 may be provided within the main memory 206 or they may be provided virtually anywhere within the local system 20. An RDMA element 28 may be provided from a user and reference local RDMA buffers 23, 25 and 27, which in turn correspond to the data buffers 22, 24 and 26, respectively. The RDMA element 28 is also associated with the data buffer segment 50 provided within the remote system 30. As discussed above, hardware or application software may restrict the maximum size of data (hereafter also referred to as maximum transfer size or capacity) that may be supported for a single data transfer between the local system 20 and the remote system 30. That is, the architecture may only be able to support a 4 gigabyte data transfer although the amount of data desired to be transferred may exceed 4 gigabytes.

The present invention may coalesce (or merge) small RDMA requests into a single transfer operation so as to increase the system performance. The present invention may also divide large RDMA requests into multiple operations to support hardware and software limitations. A combined RDMA request optimizes system usage by providing a single function call in place of multiple calls and allows the underlying hardware and software to perform the transfer more efficiently. That is, as each call requires a predetermined amount of set-up time as well as other overhead, excessive/redundant set-up times and overhead can be minimized by minimizing the number of calls made.

More specifically, Figure 7 shows an exemplary embodiment of how data may be coalesced or divided in accordance with the present invention. The operations may take

place within an RDMA manager 60 of the local system 20. The RDMA manager 60 may be provided within the host-fabric adapter software stack although the RDMA manager 60 may be provided virtually anywhere within the local system 20 provided it may communicate with the buffer regions. The present invention may be performed by
5 software that organizes and appropriately transfers that data between the local system 20 and the remote system 30. The software to perform this method may be provided on any number of tangible storage mediums, including but not limited to, CD-ROM, diskettes, tapes, etc. The software may also be downloaded from another computer network, downloaded from the Internet or World Wide Web transferred by a wireless
10 communication network, or any other viable method.

As shown in Figure 7, an RDMA request 62 is initially provided. The RDMA request 62 may be formatted into RDMA elements 64, 66 and 68 which in turn correspond to data within the local memory buffers 70, 72 and 74. The local memory buffers 70, 72 and 74 may correspond with the data buffers 22, 24 and 26 shown in Fig. 6.
15 Each RDMA request 62 may be associated with a REQUEST STATE register or flag that indicates the state of the current request (i.e., whether it has been fulfilled or not).

The network architecture may use descriptors to notify the respective hardware of the data transfer requests. The descriptors specify the remote memory buffer or region 50 (i.e., REMOTE) within the remote system 30 to which the data will be transferred. One
20 data segment may be provided for each local memory buffer (i.e., LOCAL). For the example shown in Fig. 7, the RDMA element 64 is associated with the local memory

buffer 70, the RDMA element 66 is associated with the local memory buffer 72, and the RDMA element 68 is associated with the local memory buffer 74. The RDMA manager 60 associates each of the local memory buffers 70, 72 and 74 with a descriptor. Each descriptor in turn is associated with a different data transfer operation from the local system 20 to the remote system 30. In this example, the RDMA manager 60 associates the data within the local memory buffer 70 with the first descriptor 80 which in turn corresponds with the first transfer operation 84. The example local memory buffer 70 includes less data than that which is capable of being transferred to the remote system 30 in a single transfer operation. In other words, the amount of data is less than the maximum transfer capacity (i.e., max RDMA transfer size) of the system. The RDMA manager 60 then determines whether any additional data beyond that which in the local memory buffer 70 can be transferred in the first transfer operation 84. This decision may be based on the maximum transfer capacity of the system and the amount of data already allocated to that data transfer operation. In this example, because additional data can be transferred, the RDMA manager 60 associates a portion 72A of the local memory buffer 72 with the first transfer operation 84. The portion 72A corresponds to an amount of data that when added with the amount of data in the local memory buffer 70, does not exceed the maximum transfer capacity of the system. The first descriptor 80 is thus associated with data from the local memory buffer 70 and a portion 72A of the local memory buffer 72. As discussed above, the amount of data that may be transferred in the first transfer operation 84 depends on the maximum transfer capacity of the architecture including the

transfer capacity of the local system, the remote system and the supporting architecture of the network, such as the NGIO, the VI and/or the Infiniband architecture.

Because RDMA operations generally register the descriptors with the hardware, a limited number of descriptors may be available to the system. A large RDMA request may require more than one descriptor. In order to support RDMA operations that require more descriptors than are available, the present invention may maintain the current state of a request (i.e., REQUEST STATE) in the RDMA manager 60. REQUEST STATE is maintained to allow the system to divide a single RDMA request into multiple descriptors and allow continuation of RDMA requests when additional resources become available.

As discussed above, the present invention may format the descriptors to transfer up to the maximum RDMA transfer size and update the REQUEST STATE to indicate the portion of data remaining to be transferred.

The RDMA manager 60 may maintain a pointer at the respective RDMA elements and/or buffer to indicate what data is associated with which descriptor. In the above-described example, the first descriptor 80 is associated with data within the local buffer 70 and the portion 72A of data within the local memory buffer 72. In order to determine what data (i.e., which buffer) has been associated with a descriptor and what data has not been associated with a descriptor, the RDMA manager 60 maintains a pointer (or counter) CURRENT ELEMENT that references the appropriate RDMA element (and/or buffer) indicating which data has been associated with a descriptor and which data has not been associated with a descriptor. A pointer (or counter) OFFSET may identify a location

within the local memory buffer indicating which data in the buffer has been associated with a descriptor and which data has not been associated with a descriptor. Stated differently, the pointer (or counter) CURRENT ELEMENT and OFFSET are used to identify data within the local memory buffers 70, 72 and 74.

5 In the Fig. 7 example, the pointer OFFSET is used to distinguish the portion 72A associated with the first descriptor 80 and the portion 72B that has not yet been associated with a descriptor. After determining that the amount of data for the first transfer operation 84 is as much as the system will allow (or desire), the portion 72B of data within the local memory buffer 72 is associated with a second descriptor 82. The second
10 descriptor 82 corresponds to a second transfer operation 86 from the local system 20 to the remote system 30. The amount of data within the portion 72B is less than the maximum transfer capacity of the system. Therefore, the RDMA manager 60 determines whether any more data can be associated with the second transfer operation 86. Again, this may be accomplished by referencing the maximum transfer capacity of the system. In
15 this example, all the data within the local memory buffer 74 can also be transferred in the second transfer operation 86 because the combination of data within the portion 72B and the data within the local memory buffer 74 is less than the maximum transfer capacity of the system. Accordingly, the portion 72B and the buffer 74 are associated with the second descriptor 82 and the second transfer operation.

20 The present invention may associate data within the local buffers with each of the descriptors 80 and 82 prior to any transfer operation occurring. In this situation, the

RDMA manager 60 may obtain a total transfer count indicating a number of transfers that will be necessary to satisfy the RDMA request 62. The RDMA data manager 60 may also determine the first descriptor 80, perform a first data transfer operation 84, then determine a second descriptor 82 and subsequently perform a second data transfer operation 86. In
5 other words, the present invention may determine the second descriptor 82 (or any subsequent descriptors) prior to, during, or subsequent to the first data transfer operation 84.

If multiple RDMA elements reference different local memory buffers but are destined for contiguous, remote memory regions, the data transfers may be combined (i.e.
10 coalesce) into as few transfers as possible. However, if a coalesced or single request is larger than the maximum RDMA transfer size or requires more data segments than those allocated for a descriptor, then the request may be divided among multiple descriptors. This allows optimal usage of hardware and descriptor resources.

The above-described example embodiments have been described with respect to
15 transferring data to a remote memory. The present invention is also applicable to transferring data from a remote system 30 and into a local system 20. In this type of operation, the descriptors 80 and 82 may be formatted such that they provide the data from the remote memory 50 into the local memories 70, 72 or 74. Using the example embodiment of Fig. 7, the RDMA manager 60 desires to fill the local buffers 70, 72 and
20 74 with data from the remote memory 50. The RDMA manager 60 formats the descriptor 80 such that the local memory 70 and portion 72A of local memory 72 are associated with

the first transfer operation 84 from the remote memory 50 to the local system 20. This is accomplished by knowing the maximum transfer capacity of the system and by knowing the capacity of each of the local memories 70, 72 and 74. The RDMA manager 60 likewise associates portion 72B of local memory 72 and local memory 74 with the second descriptor 82 and the second transfer operation 86 because this amount of data does not exceed the maximum transfer capacity of the system. In similar manner as described above, the RDMA manager 60 may utilize the descriptors 80 and 82 by using one pointer CURRENT ELEMENT and OFFSET to properly reference the local memory buffers that the data should be placed in after being transferred from the remote memory buffer 50.

Figure 8 shows another example embodiment of how data within local memory buffers 200 and 202 may be divided and coalesced into two descriptors 80 and 82 for two independent data transfer operations. Local memory buffers 200 and 202 may be similar to the local memory buffers 70, 72 and 74 of Fig. 7. In this example, the amount of data within local memory buffer 200 exceeds the maximum data transfer capacity of the system so the RDMA manager 60 divides the data into a first portion 200A and a second portion 200B. The first portion 200A is associated with the first descriptor 80 and the first transfer operation 84. The first portion 200A does not exceed the maximum transfer capacity of the system. The second portion 200B is associated with the second descriptor 82 and the second transfer operation 86. In this example, the data within the local memory buffer 202 may be coalesced (or combined) with the portion 200B provided the

total amount of data is less than the maximum transfer size. Hence, the data within local memory buffer 202 is associated with descriptor 82 and the second transfer operation 86.

Figure 9 shows a brief overview of an example algorithm used by the present invention. This algorithm may be performed by the software of the networked system and is merely illustrative of the present invention. That is, other algorithms of performing the invention are also within the scope of the present invention.

Figure 9 shows that an initial request for RDMA services is made (block 300). This request may be either a read or write operation (block 302). The request is initialized in block 304. Then, in block 306, the chain of RDMA elements is determined. The system then performs the coalescing and dividing algorithm as discussed above (block 308). Blocks 304, 306 and 308 are repeatedly performed to count the total transfer count or the number of transfers needed to complete the RDMA request. Each transfer operation may require one descriptor as discussed above. The formation of RDMA elements 64, 66 and 68 may be achieved in block 306. Using the algorithm, the respective local memory buffers 70, 72 and 74 may be coalesced and/or divided in block 308 so as to determine the total transfer count and to determine the descriptors. This may involve counting the number of completed transfers as well as using the pointers CURRENT ELEMENT and OFFSET as discussed above.

In block 310, the first descriptor 80 and the second descriptor 82 may be posted. The formatted descriptors may then be placed in the work queue and the RDMA data transfer may be performed in block 312. After the data transfer for the first descriptor 80,

the system may update the number of completed transfers in block 314 and check whether the RDMA request is complete in block 318. If additional data transfers are needed (i.e., the system has not performed the total transfer count) then block 310 may post the next descriptor, such as the second descriptor 82, and perform the appropriate RDMA data transfer in block 312. Blocks 314, 316 and 318 are likewise performed again. Upon completion of this loop, a signal may be output in block 320 to signal that all of the data of the initial request has been transferred.

The following algorithm may be used to format a single descriptor and includes the coalescing and dividing operation. This algorithm corresponds to the coalesce/divide elements routine 308 shown in Figure 9 and its relation with block 306. This algorithm is merely illustrative and is not meant to be limiting of the invention. That is, other algorithms are also within the scope of this invention.

Format Descriptor (Request, Descriptor)

```
{
15   Initialize the descriptor

   Current Transfer Size = 0
   Current Element = Request State Current Element

   // Walk the chain of RDMA elements in an attempt to coalesce the
   elements.
20   for each data segment allocated in the Descriptor
   {
       // Determine how much data still needs to be transferred for the
       // current RDMA element.
       Element Size Remaining = Current Element Byte Count - Request
25   State Offset

       // Determine how much can be transferred by the current
       descriptor.
```

```

Transfer Size Remaining = Max RDMA Transfer - Current Transfer
Size
// Set the starting address for this data segment of the transfer.
Descriptor Data Segment Local Address =
5     Current Element Local Address + Request State Offset

// See if we need to divide the RDMA element into multiple
requests.
if ( Element Size Remaining > Transfer Size Remaining )
{
10     // We will need another descriptor to complete this RDMA
element.
// Place what we can in this descriptor.
Descriptor Data Segment Length = Transfer Size Remaining

// Update the state of the request and return.
15     Request State Offset = Request State Offset + Transfer Size
Remaining
exit for loop
}
// Add the rest of the RDMA element to the descriptor.
20     Descriptor Data Segment Length = Element Size Remaining
Current Transfer Size = Current Transfer Size + Element Size
Remaining

if there is not another RDMA element
{
25     // Update the Request State to signal that we are done. The
completion
// routine will check this to see if more descriptors need to
be posted. Request State Current Element = NULL
exit for loop
30     }

Update the Request State to reference the next element
Request State Offset = 0

35     // See if we can coalesce the next RDMA element.
if we cannot coalesce the next element
{
exit for loop
}
40     }

Complete formatting the descriptor
}

```

The following algorithm provides one example of how to coalesce/divide the data within the local memory buffers into different data transfer operations. This algorithm is merely illustrative and is not meant to be limiting of the invention. That is, other algorithms are also within the scope of this invention.

```

5  boolean FormatRdmaRequest()
   {
       // Walk the buffers in an attempt to chain together smaller requests.
       while we still have buffers and the total transfer length does not exceed the
maximum       supported
10      {
           Determine how much data still needs to be transferred for the
           current buffer and how much can be transferred by the current request.

           Add the buffer to the descriptor.

           // See if we need to split the RDMA object into multiple requests.
15      if the current buffer is too large to transfer in its entirety
           {
               Place what we can in this descriptor.
               Update the size of the request.
               Save the offsets.
20      exit the while loop
           }
           Add the rest of the buffer to the descriptor.

           Get a reference to the next buffer in the chain.
           Reset the current offset since we are starting a new buffer.
25      }
       Set total size of transfer and save the state of the transfer
       Return TRUE if the transfer is complete }

```

The present invention may provide unique advantages based on its RDMA coalescing and dividing algorithm. The present invention may abstract the details of

30 NGIO, VI and Infiniband descriptors away from developers to thereby decrease the

application and driver development time. The present invention may also optimize the usage of hardware by coalescing multiple RDMA requests into a single data transfer. The present invention may further provide a mechanism to support RDMA transfers larger than those supported by the underlying hardware implementations. The present invention
5 may provide an algorithm to coalesce and divide RDMA requests over NGIO, VI and Infiniband architectures. The present invention may also maintain and check the state of RDMA requests, allowing for better system resource allocation and usage by permitting descriptor reuse.

Several example embodiments of the present invention are specifically illustrated
10 and/or described herein. However, it will be appreciated that modifications and variations of the present invention are covered by the above teaching and are within the preview of the appended claims without departing from the spirit and intended scope of the invention. For example, while the present invention has been described with reference to NGIO, VI and Infiniband architecture, the various aspects of the present invention are applicable to
15 other types of networks that include data transfers between a local computer system and a remote computer system.

What is claimed is:

CLAIMS

1 **1.** A method of transferring data in a networked system between a local
2 memory in a local system and a remote memory in a remote system, the local memory
3 including at least a first buffer region and a second buffer region, the method comprising:
4 receiving a remote direct memory access (RDMA) request;
5 associating the first buffer region with a first transfer operation;
6 determining whether a size of the first buffer region exceeds a maximum transfer
7 size of the networked system;
8 associating portions of the second buffer region with the first transfer operation if
9 the determining determines that the size of the first buffer region is less than the maximum
10 transfer size and associating portions of the second buffer region with a second transfer
11 operation if the determining determines that the size of the first buffer exceeds the
12 maximum transfer size; and
13 performing the first transfer operation.

1 **2.** The method of claim 1, wherein the RDMA request relates to a read
2 operation and the first transfer operation comprises transferring data from the remote
3 memory to the local memory.

1 **3.** The method of claim 2, wherein if the size of the first buffer region exceeds
2 the maximum transfer size of the networked system, then the first buffer region is also
3 associated with the second transfer operation.

1 **4.** The method of claim 1, wherein the RDMA request relates to a write
2 operation and the first transfer operation comprises transferring data from the local
3 memory to the remote memory.

1 **5.** The method of claim 4, wherein if the size of the first buffer region exceeds
2 the maximum transfer size of the networked system, then the first buffer region is also
3 associated with the second transfer operation.

1 **6.** The method of claim 1, further comprising performing the second transfer
2 operation between the local memory and the remote memory.

1 **7.** The method of claim 1, wherein the networked system comprises one of an
2 NGIO system, a VI system and an Infiniband system.

1 **8.** A tangible medium storing a plurality of program instructions, the program
2 instructions causing a networked system to carry out a method of transferring data
3 between a local memory in a local system and a remote memory in a remote system, the

4 local memory including at least a first buffer region and a second buffer region, the
5 method comprising:
6 receiving a remote direct memory access (RDMA) request;
7 associating the first buffer region with a first transfer operation;
8 determining whether a size of the first buffer region exceeds a maximum transfer
9 size of the networked system;
10 associating portions of the second buffer region with the first transfer operation if
11 the determining determines that the size of the first buffer region is less than the maximum
12 transfer size and associating portions of the second buffer region with a second transfer
13 operation if the determining determines that the size of the first buffer exceeds the
14 maximum transfer size; and
15 performing the first transfer operation.

1 9. The tangible medium of claim 8, wherein the RDMA request relates to a
2 read operation and the first transfer operation comprises transferring data from the remote
3 memory to the local memory.

1 10. The tangible medium of claim 9, wherein if the size of the first buffer
2 region exceeds the maximum transfer size of the networked system, then the first buffer
3 region is also associated with the second transfer operation.

1 **11.** The tangible medium of claim 8, wherein the RDMA request relates to a
2 write operation and the first transfer operation comprises transferring data from the local
3 memory to the remote memory.

1 **12.** The tangible medium of claim 11, wherein if the size of the first buffer
2 region exceeds the maximum transfer size of the networked system, then the first buffer
3 region is also associated with the second transfer operation.

1 **13.** The tangible medium of claim 8, further comprising performing the second
2 transfer operation between the local memory and the remote memory.

1 **14.** The tangible medium of claim 8, wherein the networked system comprises
2 one of an NGIO system, a VI system and an Infiniband system.

1 **15.** A system for transferring data in a networked system between a local
2 memory in a local system and a remote memory in a remote system, the local memory
3 including at least a first buffer region and a second buffer region, the system comprising:
4 a receiving device that receives a remote direct memory access (RDMA) request:
5 an RDMA managing device that receives the RDMA request, the RDMA
6 managing device determining whether a size of the first buffer region exceeds a maximum
7 transfer size of the networked system, the RDMA managing device associating portions of

8 the second buffer region with a first transfer operation if the RDMA managing device
9 determines that the size of the first buffer region is less than the maximum transfer size and
10 associates portions of the second buffer region with a second transfer operation if the
11 RDMA managing device determines that the size of the first buffer exceeds the maximum
12 transfer size; and
13 a transferring device that performs the first transfer operation between the local
14 memory and the remote memory.

1 **16.** The system of claim 15, wherein the RDMA request relates to a read
2 operation and the first transfer operation comprises transferring data from the remote
3 memory to the local memory.

1 **17.** The system of claim 16, wherein if the size of the first buffer region
2 exceeds the maximum transfer size of the networked system, then the first buffer region is
3 also associated with the second transfer operation.

1 **18.** The system of claim 15, wherein the RDMA request relates to a write
2 operation and the first transfer operation comprises transferring data from the local
3 memory to the remote memory.

1 **19.** The system of claim 18, wherein if the size of the first buffer region
2 exceeds the maximum transfer size of the networked system, then the first buffer region is
3 also associated with the second transfer operation.

1 **20.** The system of claim 15, further comprising performing the second transfer
2 operation between the local memory and the remote memory.

1 **21.** The system of claim 15, wherein the networked system comprises one of an
2 NGIO system, a VI system and an Infiniband system.

1 **22.** A system for transferring data in a networked system between a local
2 memory in a local system and a remote memory in a remote system, the local memory
3 including at least a first buffer region and a second buffer region, the system comprising:
4 a processor that receives a remote direct memory access (RDMA) request, the
5 processor determining whether a size of the first buffer region exceeds a maximum
6 transfer size of the networked system, the processor associating portions of the second
7 buffer region with a first transfer operation if the processor determines that the size of the
8 first buffer region is less than the maximum transfer size and associates portions of the
9 second buffer region with a second transfer operation if the processor determines that the
10 size of the first buffer exceeds the maximum transfer size; and

11 an input/output device that performs the first transfer operation between the local
12 memory and the remote memory.

1 23. The system of claim 22, wherein the RDMA request relates to a read
2 operation and the first transfer operation comprises transferring data from the remote
3 memory to the local memory.


1 24. The system of claim 23, wherein if the size of the first buffer region
2 exceeds the maximum transfer size of the networked system, then the first buffer region is
3 also associated with the second transfer operation.

1 25. The system of claim 22, wherein the RDMA request relates to a write
2 operation and the first transfer operation comprises transferring data from the local
3 memory to the remote memory.

5

34

16








FIG. 4





EXAMPLE SOFTWARE DRIVER STACKS FOR HOST SYSTEM

FIG. 5




FIG. 6




FIG. 7




FIG. 9

Attorney's Docket No.: 219.38022X00 (ATSK)
Intel No. P8193

PATENT

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION
(FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD AND SYSTEM FOR COMMUNICATING BETWEEN MEMORY REGIONS

the specification of which

 X is attached hereto.

 was filed on _____ as

United States Application Number _____

or PCT International Application Number _____

and was amended on _____.

(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>			<u>Priority Claimed</u>	
<u>(Number)</u>	<u>(Country)</u>	<u>(Day/Month/Year Filed)</u>	<u>Yes</u>	<u>No</u>
<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>
<u>(Number)</u>	<u>(Country)</u>	<u>(Day/Month/Year Filed)</u>	<u>Yes</u>	<u>No</u>

I hereby claim the benefit under title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below

(Application Number)	Filing Date
(Application Number)	Filing Date

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Number)	Filing Date	(Status -- patented, pending, abandoned)
(Application Number)	Filing Date	(Status -- patented, pending, abandoned)

I hereby appoint: Donald R. Antonelli, Reg. No. 20,296; David T. Terry, Reg. No. 20,178; Melvin Kraus, Reg. No. 22,466; William I. Solomon, Reg. No. 28,565; Gregory E. Montone, Reg. No. 28,141; Ronald J. Shore, Reg. No. 28,577; Donald E. Stout, Reg. No. 26,422; Alan E. Schiavelli, Reg. No. 32,087; James N. Dresser, Reg. No. 22,973; Carl I. Brundidge, Reg. No. 29,621; Paul J. Skwierawski, Reg. No. 32,173, my attorneys; of ANTONELLI, TERRY, STOUT & KRAUS, LLP with offices located at 1300 North Seventeenth Street, Suite 1800, Arlington, Virginia 22209, telephone: (703) 312-6600, fax: (703) 312-6666; and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; R. Edward Brake, Reg. No. 37,784; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Calvin E. Wells, Reg. No. P43,256; and Alexander Ulysses Witkowski, Reg. No. P43,280; my patent agents, of INTEL CORPORATION; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send all correspondence to:

ANTONELLI, TERRY, STOUT & KRAUS, LLP
1300 North Seventeenth Street
Suite 1800
Arlington, VA. 22209

Direct all telephone calls and faxes to:

TEL: (703) 312-6600
FAX: (703) 312-6666

INTEL CORPORATION
Rev. 08/05/98 (D3 INTEL)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Mark Sean HEFTY

Inventor's Signature Sean Hefty Date 5/10/00

Residence Aloha, OR (City, State) Citizenship U.S.A. (Country)

Post Office Address 18560 SW Hart Road, Aloha, OR 97007

Full Name of Second/Joint Inventor Jerrie L. COFFMAN

Inventor's Signature Jerrie L. Coffman Date 5/11/00

Residence Hillsboro, OR (City, State) Citizenship U.S.A. (Country)

Post Office Address 3153 NE 11th Court, Hillsboro, OR 97124

Title 37, Code of Federal Regulations, Section 1.56
Duty to Disclose Information Material to Patentability

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

(1) Prior art cited in search reports of a foreign patent office in a counterpart application, and

(2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

INTEL CORPORATION
Rev. 08/05/98 (D3 INTEL)

- 3 -

TOTAL P.03

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and

(1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or

(2) It refutes, or is inconsistent with, a position the applicant takes in:

(i) Opposing an argument of unpatentability relied on by the Office, or

(ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

(1) Each inventor named in the application;

(2) Each attorney or agent who prepares or prosecutes the application; and

(3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.